

The Chinese University of Hong Kong

CSCI2510 Computer Organization **Lecture 07: Cache in Action**

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

TILLINE

Reading: Chap. 8.6

Recall: Memory Hierarchy

CSCI2510 Lec07: Cache in Action 2022-23 T1 2

Outline

- **Cache Basics**
- Mapping Functions
	- Direct Mapping
	- Associative Mapping
	- Set Associative Mapping
- Replacement Algorithms
	- Optimal Replacement
	- Least Recently Used (LRU) Replacement
	- Random Replacement
- Working Examples

Cache: Fast but Small

- The cache is a small but very fast memory.
	- Interposed between the processor and main memory.

- Its purpose is to make the main memory appear to the processor to be much faster than it actually is.
	- The processor does not need to know explicitly about the existence of the cache, but just feels faster!
- How to? Exploit the locality of reference to "properly" load some data from the main memory into the cache.

Locality of Reference

- **Temporal Locality** (locality in *time*)
	- If an item is referenced, it will tend to be referenced again soon (e.g., recent calls).
	- **Strategy**: When the data are firstly needed, opportunistically bring it into cache (i.e., we hope it will be used soon).
- **Spatial Locality** (locality in *space*)
	- If an item is referenced, neighboring items whose addresses are close-by will tend to be referenced soon.
	- **Strategy**: Rather than a single word, fetching more data of adjacent addresses (unit: cache block) from main memory into cache at a time.
- Cache takes both types of locality into considerations.

Cache at a Glance

- **Cache Block / Line**: The unit composed of *multiple successive* memory words (size: cache block > word).
	- The contents of a cache block (of memory words) will be loaded into or unloaded from the cache at a time.
- **Cache Read (or Write) Hit/Miss**: The read (or write) operation **can**/**cannot** be performed on the cache.
- **Cache Management**:
	- **Mapping Functions**: Decide how cache is organized and how addresses are mapped to the main memory.
- unloaded from cache when cache is full. $\frac{1}{6}$ – **Replacement Algorithms**: Decide which item to be

Read Operation in Cache

• **Read Operation**:

- Contents of a cache block are loaded from the memory into the cache for the first read.
- Subsequent accesses that can be (hopefully) performed on the cache, called a cache read hit.
- The number of cache entries is relatively small, we need to keep the most likely to-be-used data in cache.
	- *When an un-cached block is required (i.e., cache read miss) but the cache is already full, the replacement algorithm removes a cached block and to create space for the new one.*

CSCI2510 Lec07: Cache in Action 2022-23 T1

Write Operation in Cache

- **Write Operation**:
	- **Write-Through Scheme**: The contents of cache and main memory are updated at the same time.
	- **Write-Back Scheme**: Update cache only but mark the item as dirty. The corresponding contents in main memory will be updated later when cache block is unloaded.
		- **Dirty**: The data item needs to be written back to the main memory.

- Which scheme is simpler?
- Which one has better performance?

CSCI2510 Lec07: Cache in Action 2022-23 T1 8

Outline

• Cache Basics

- **Mapping Functions**
	- Direct Mapping
	- Associative Mapping
	- Set Associative Mapping
- Replacement Algorithms
	- Optimal Replacement
	- Least Recently Used (LRU) Replacement
	- Random Replacement
- Working Examples

Mapping Functions (1/3)

- **Cache-Memory Mapping Function**: A way to record which block of the main memory is now in cache.
- What if the cache size equals the main memory size?

• Trivial! **One-to-one mapping** is enough!

CSCI2510 Lec07: Cache in Action 2022-23 T1 10

Mapping Functions (2/3)

- **Reality**: The cache size is much smaller (<<<) than the main memory size.
- **Many-to-one mapping is needed!**
	- Many blocks in memory compete for one block in cache.
	- One block in cache can only represent one block in memory at any given time. **Memory** *Unit:*

Mapping Functions (3/3)

- **Design Considerations of Mapping Functions**:
	- **Efficient**: Determine whether a block is in cache quickly.
	- **Effective**: Make full use of cache to increase cache hit ratio.
		- **Cache Hit/Miss Ratio**: the probability of cache hits/misses.

Example: Memory Block #0

1 Block = 2**³** Words 1 Word = 2**¹** Bytes

Example: Memory Block #1

Example: Memory Block #4095 $\frac{1 \text{ Block} = 2^3 \text{ Words}}{1 \text{ Word} = 2^1 \text{Bytes}}$ 1 Word = 2**¹** Bytes

Prior Knowledge: Modulo Operator

- The **modulo (%)** operator is used to divide two numbers and get the remainder.
- Example:

Class Exercise 7.1

Date:

• Given the same dividend $(10010011)_2$ as the previous example, what will be the quotient and remainder if the divisor equals to $(10)_2$, $(100)_2$, ..., $(10000000)_2$?

Direct Mapping (1/4)

Direct

•A Memory Block is **directly mapped** (%) to a Cache Block.

Associative

•A Memory Block can be **mapped to any** Cache Block. (First come first serve!)

Set Associative

• A Memory Block is **directly mapped** (%) to a Cache **Set**.

(In a set? Associative!)

CSCI2510 Lec07: Cache in Action 2022-23 T1 20

Direct Mapping (2/4)

- **Direct Mapped Cache**: Each Memory Block will be directly mapped to a Cache Block.
- **Direct Mapping Function**:

MB #**j** → CB #(**j mod 128**)

- **128**? There're 128 Cache Blocks.
- 32 MBs are mapped to 1 CB.
	- MBs **0, 128, 256, …, 3968** → CB **0**.
	- MBs **1, 129, 257, …, 3969** → CB **1**.
	- \mathbf{r} .
	- MBs **127, 255, 383, …, 4095** → CB **127**.
- A **tag** is needed for each CB.
	- Many MBs will be mapped to a same CB in cache.
	- We need to use some cache space (cost!) to keep tags.

CSCI2510 Lec07: Cache in Action 2022-23 T1 21 21 22

tag

tag

tag

Direct Mapping (3/4)

- **Trick**: Interpret the 16-bit main memory address as follows:
	- **Tag**: Keep track of which MB is placed in the corresponding CB.
		- **5** bits: $16 (7 + 4) = 5$ bits.
	- **Block**: Determine the CB in cache.
		- **7** bits: There're $128 = 2^7$ cache blocks.
	- **Word**: Select one word in a block.
		- **3** bits: There're $8 = 2³$ words in a block.
	- **Byte**: Select one byte in a word.
		- **1** bits: There're $2 = 2¹$ bytes in a word.
- Ex: CPU is looking for $(OFF4)_{16}$
	- $-$ MAR = (0000 1111 1111 0100)₂
	- MB = $(0000 1111 1111)_2$ = $(255)_{10}$
	- $-$ CB = (1111111)₂ = (127)₁₀
- $\overline{22}$ $-$ Tag = $(00001)_{2}$

Main Memory

Direct Mapping (4/4)

• Why the first 5 bits for **tag**? And why the middle 7 bits for **block**?

$$
MB\;\#j \Rightarrow CB\;\#(j\;\;\mathrm{mod}\;\;128)
$$

10000000)0000111111110100 **00001 Quotient Remainder 1111111** $(128)_{10}$ 10000000

- Search a 16-bit address (**t**, **b**, **w**, **b**):
	- See if MB (**t**, **b**) is already in CB **b** by comparing **t** with the **tag** of CB **b**.
	- If not, replace CB **b** with MB (**t**, **b**) and update **tag** of CB **b** using **t**.
	- Finally access the word **w** in CB **b**.

CSCI2510 Lec07: Cache in Action 2022-23 T1 23

Main Memory

Block 0

Class Exercise 7.2

- Assume direct mapping is used to manage the cache, and all CBs are empty initially.
- **Considering CPU is looking for (8010)**₁₆:
	- Which MB will be loaded into the cache?
	- Which CB will be used to store the MB?
	- What is the new tag for the CB?

Main

1 Block = 2**³** Words

1 Word = 2^1 Bytes

Associative Mapping (1/3)

Direct

•A Memory Block is **directly mapped** (%) to a Cache Block.

Associative

•A Memory Block can be **mapped to any** Cache Block. (First come first serve!)

Set Associative

• A Memory Block is **directly mapped** (%) to a Cache **Set**.

(In a set? Associative!)

CSCI2510 Lec07: Cache in Action 2022-23 T1 26

Associative Mapping (2/3)

- **Direct Mapping**: A MB is restricted to a particular CB determined by mod operation.
- **Associative Mapping:** Allow a MB to be mapped to any CB in the cache.
- **Trick:** Interpret the 16-bit main memory address as follows:
	- **Tag**: The first **12** bits (i.e., the MB number) are all used to represent a MB.
	- **Word** & **Byte**: The last **3** & **1** bits for selecting a word & byte in a block.

CSCI2510 Lec07: Cache in Action 2022-23 T1 27

Associative Mapping (3/3)

- How to determine the CB?
	- There's no pre-determined CB for any MB.
	- All CBs are used in the first-come-first-serve (FCFS) basis.
- Ex: CPU is looking for $(OFF4)_{16}$
	- Assume all CBs are empty.
	- $-$ MAR = (0000 1111 1111 0100)₂
	- MB = $(0000 1111 111)_{2} = (255)_{10}$
	- $-$ Tag = (0000 1111 1111)₂
- Search a 16-bit addr. (**t**, **w**, **b**):
	- **ALL tags** of **128 CBs** must be **compared** with t to see whether MB **t** is currently in the cache.
- **in parallel** by hardware (cost!). **Example 2023** (i.e. 0~4095) **comparallel** by hardware (cost!). • 128 tag comparisons can be done

Main

1 Block = 2**³** Words

1 Word = 2^1 Bytes

Class Exercise 7.3

- Assume associative mapping is used to manage the cache, and all CBs are empty initially.
- **Considering CPU is looking for (8010)**₁₆:
	- Which MB will be loaded into the cache?
	- Which CB will be used to store the MB?
	- What is the new tag for the CB?

CSCI2510 Lec07: Cache in Action 2022-23 T1 29

Main Memory

1 Block = 2**³** Words

1 Word = 2^1 Bytes

Set Associative Mapping (1/3)

Direct

•A Memory Block is **directly mapped** (%) to a Cache Block.

Associative

•A Memory Block can be **mapped to any** Cache Block. (First come first serve!)

2

1

 \cup

3

4

5

6

7

 Ω

1

2

3

Cache

Blocks

Set Associative

• A Memory Block is **directly mapped** (%) to a Cache **Set**.

(In a set? Associative!)

CSCI2510 Lec07: Cache in Action 2022-23 T1 31 31 32

Set Associative Mapping (2/3)

- **Set Associative Mapping**: A combination of direct mapping and associative mapping
	- **Direct**: First map a MB to a cache set (instead of a CB)
	- **Associative**: Then map to any CB in the cache set
- *K***-way Set Associative**: A cache set is of *k* CBs.
	- Ex: 2-way set associative
		- $128 \div 2 = 64 \text{ (sets)}$
		- For MB #**j**, (**j mod 64**) derives the **Set** number.
			- E.g. MBs 0, 64, 128, …, 4032 \rightarrow Cache Set #0.

Main Memory

Set Associative Mapping (3/3)

- Consider 2-way set associative.
- **Trick:** Interpret the 16-bit address as follows:
	- **Tag**: The first **6** bits (**quotient**).
	- **Set**: The middle **6** bits (**remainder**).
		- **6** bits: There're 2**⁶** cache sets.
	- **Word** & **Byte**: The last **3** & **1** bits.

Ex: CPU is looking for $(OFF4)_{16}$

- Assume all CBs are empty.
- $-$ MAR = (0000 1111 1111 0100)₂
- MB = $(0000 1111 111)_{2} = (255)_{10}$
- Cache Set = $(111111)_2$ = $(63)_{10}$
- $-$ Tag = $(000011)_2$

compared (done in parallel by hardware). $(1.6.0^{\circ}4095)$ Note: **ALL tags** of CBs in a set must be

Main Memory

1 Block = 2**³** Words 1 Word = 2^1 Bytes

Class Exercise 7.4

- Assume 2-way set associative mapping is used, and all CBs are empty initially.
- Considering CPU is looking for (8010)₁₆:
	- Which MB will be loaded into the cache?
	- Which CB will store the MB?
	- What is the new tag for the CB?

Main

1 Block = 2**³** Words

1 Word = 2^1 Bytes

Summary of Mapping Functions (1/2)

Direct

A Memory Block is **directly mapped** (%) to a Cache Block.

Associative

A Memory Block can be **mapped to any** Cache Block. (First come first serve!)

Set Associative

A Memory Block is **directly mapped** (%) to a **Cache Set**.

CSCI2510 Lec07: Cache in Action 2022-23 T1 36

Summary of Mapping Functions (2/2)

Outline

• Cache Basics

- Mapping Functions
	- Direct Mapping
	- Associative Mapping
	- Set Associative Mapping
- Replacement Algorithms
	- Optimal Replacement
	- Least Recently Used (LRU) Replacement
	- Random Replacement
- Working Examples

Replacement Algorithms

- **Replace**: Write Back (to old MB) & Overwrite (with new MB)
- **Direct Mapped Cache**:
	- The CB is pre-determined directly by the memory address.
	- The replacement strategy is trivial: Just replace the predetermined CB with the new MB.

• **Associative and Set Associative Mapped Cache**:

- Not trivial: Need to determine which block to replace.
	- **Optimal Replacement**: Always keep CBs, which will be used sooner, in the cache, if we can look into the future (not practical!!!).
	- **Least recently used (LRU)**: Replace the block that has gone the longest time without being accessed by looking back to the past.
		- Rationale: Based on temporal locality, CBs that have been referenced recently will be most likely to be referenced again soon.
	- **Random Replacement**: Replace a block randomly.
- \sim 39 – Easier to implement than LRU, and quite effective in practice.

Optimal Replacement Algorithm

- **Optimal Algorithm**: Replace the CB that will not be used for the longest period of time (in the **future**).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).

time

– The optimal algorithm causes **9** times of cache misses.

LRU Replacement Algorithm

- **LRU Algorithm**: Replace the CB that has not been used for the longest period of time (in the **past**).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).

time

– The LRU algorithm causes **12** times of cache misses.

Class Exercise 7.5

- **First-In-First-Out Algorithm**: Replace the CB that has arrived for the longest period of time (in the **past**).
- Given an associative mapped cache, which is composed of 3 Cache Blocks (CBs 0~2).
- Please fill in the cache and state cache misses.

Outline

• Cache Basics

- Mapping Functions
	- Direct Mapping
	- Associative Mapping
	- Set Associative Mapping
- Replacement Algorithms
	- Optimal Replacement
	- Least Recently Used (LRU) Replacement
	- Random Replacement
- Working Examples

Cache Example

- Cache Configuration:
	- Cache has 8 blocks.
	- A block is of 1 (= 2**⁰**) word.
	- A word is of 16 bits.

- Consider a program:
	- 1) Computes the sum of the first column of an array using a forward loop.
	- 2) Normalizes the first column of an array by its mean (i.e. average) using a backward loop.
	- **A[10][4]** is an array of words located at the memory word addresses $(7A00)_{16}$ ~ $(7A27)_{16}$ in **row-major** order.

Row-Major vs. Column-Major Order

- **Row-major order** and **column-major** order are methods for organizing multi-dimensional arrays in main memory (which appears to programs as a single, continuous address space).
	- **Row-Major**: The consecutive elements of a **row** reside next to each other.

Row-major order

– **Column-Major**: The consecutive elements of a **column** reside next to each other.

Column-major order

https://en.wikipedia.org/wiki/Row-_and_column-major_order

CSCI2510 Lec07: Cache in Action 2022-23 T1 46

Cache Example (Cont'd)

Direct Mapping

- The last 3-bits of address decide the CB.
	- Memory Block Num. % $8 \rightarrow$ Cache Block Num.
- No replacement algorithm is needed.
- When $i = 9$ and $i = 8$: 2 cache hits in total.
- Only 2 out of the 8 cache positions are used.
	- Very poor cache utilization: 25%

A[0][0]: (7A00) A[1][0]: (7A04) A[2][0]: (7A08) A[3][0]: (7A0C) A[4][0]: (7A10) A[5][0]: (7A14) A[6][0]: (7A18) A[7][0]: (7A1C) A[8][0]: (7A20) A[9][0]: (7A24) first column **Program**

CSCI2510 Lec07: Cache in Action 2022-23 T1

Tags not shown but are needed!

Class Exercise 7.6

- Assume direct mapped cache is used.
- What if the *i* loop is a forward loop?

Associative Mapping

- All CBs are used in the FCFS basis.
- LRU replacement policy is used.
- When i = 9, 8, …, 2: **8** cache hits in total.
- 8 out of the 8 cache positions are used.
	- Optimal cache utilization: 100%

A[0][0]: (7A00) A[1][0]: (7A04) A[2][0]: (7A08) A[3][0]: (7A0C) A[4][0]: (7A10) A[5][0]: (7A14) A[6][0]: (7A18) A[7][0]: (7A1C) A[8][0]: (7A20) A[9][0]: (7A24)

first column

Program

Class Exercise 7.7

- Assume associative mapped cache is used.
- What if the *i* loop is a forward loop?

Tags not shown but are needed!

4-way Set Associative Mapping

There are total $8 \div 4 = 2$ Cache Sets.

– Memory Block Num. % $2 \rightarrow$ Cache Set Num.

- The numbers of accessed MBs are all "even" (e.g. 7A00, 7A04) → Mapped to **Cache Set #0**.
- LRU replacement policy is used.
- When i = 9, 8, …, 6: **4** cache hits in total.
- 4 out of the 8 cache positions are used (50% Util.). $\overline{}$

CSCI2510 Lec07: Cache in Action 2022-23 T1

Tags not shown but are needed!

A[0][0]: (7A00) A[1][0]: (7A04) A[2][0]: (7A08) A[3][0]: (7A0C) A[4][0]: (7A10) A[5][0]: (7A14) A[6][0]: (7A18) A[7][0]: (7A1C) A[8][0]: (7A20) A[9][0]: (7A24) first column **Program**

Class Exercise 7.8

- Assume 4-way set associative mapped cache is used.
- What if the *i* loop is a forward loop?

A[0][0]: (7A00) A[1][0]: (7A04) A[2][0]: (7A08) A[3][0]: (7A0C) A[4][0]: (7A10) A[5][0]: (7A14) A[6][0]: (7A18) A[7][0]: (7A1C) A[8][0]: (7A20) A[9][0]: (7A24) first column **Program**

Summary

- **Cache Basics**
- Mapping Functions
	- Direct Mapping
	- Associative Mapping
	- Set Associative Mapping
- Replacement Algorithms
	- Optimal Replacement
	- Least Recently Used (LRU) Replacement
	- Random Replacement
- Working Examples